![]() |
|||||||
|
|||||||
![]() |
BZX84C4V7LT3G资料 | |
![]() |
BZX84C4V7LT3G PDF Download |
File Size : 116 KB
Manufacturer:ON Description:The BZX84C4V7LT3G is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK, CK) to ten differential pairs of clock outputs (Yn, Yn) and to one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK, CK), the feedback clocks (FBIN, FBIN), the LVCMOS control pins (OE, OS), and the analog power input (AVDD). When OE is low, the clock outputs, except FBOUT/FBOUT, are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin that must be tied to GND or VDD. When OS is high, OE functions as previously described. When OS and OE are both low, OE has no affect on Y7/Y7, they are free running. When AVDD is grounded, the PLL is turned off and bypassed for test purposes. |
相关型号 | |
◆ STM32H745ZIT6 | |
◆ FT838NB1-RT | |
◆ AO4485 | |
◆ RFANT5220110A0T | |
◆ RFANT3216120A5T | |
◆ P13-I39606 | |
◆ DF30FC-40DS-0.4V(82) | |
◆ JS202011SCQN | |
◆ 2041119-1 | |
◆ 541044031 |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:BZX84C4V7LT3G 厂 家:ON 封 装:2009 批 号:65000 数 量:SOT-23 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林小姐 |
电 话:0755-83041767,82716726 |
手 机:13570833454 |
QQ:133289964,506456591,1062431938 |
MSN:RFDZ0754@126.COM |
传 真:0755-82716726 |
EMail:rxdz0754HK@126.com |
公司地址: 深圳市福田区华强北佳和大厦4C143 |