![]() |
|||||||
|
|||||||
![]() |
HZ0805D102R-00资料 | |
![]() |
HZ0805D102R-00 PDF Download |
File Size : 116 KB
Manufacturer: Description:NOTES 1Sample tested at 25C to ensure compliance. All input signals are specified with t R = tF = 5 ns (10% to 90% of AV DD) and timed from a voltage level of 1.6 V. See Figure 1. The 3 V operating range spans from 2.7 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V. 2Mark/Space ratio for the SCLK input is 40/60 to 60/40. 3Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.4 V or 0.7 ¥ VDRIVE. 4t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, quoted in the timing characteristics t 8, is the true bus relinquish time of the part and is independent of the bus loading. Specifications subject to change without notice. |
相关型号 | |
◆ STM32H745ZIT6 | |
◆ FT838NB1-RT | |
◆ AO4485 | |
◆ RFANT5220110A0T | |
◆ RFANT3216120A5T | |
◆ P13-I39606 | |
◆ DF30FC-40DS-0.4V(82) | |
◆ JS202011SCQN | |
◆ 2041119-1 | |
◆ 541044031 |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:HZ0805D102R-00 厂 家: 封 装:08+ 批 号:4000 数 量: 说 明:原装现货 |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林小姐 |
电 话:0755-83041767,82716726 |
手 机:13570833454 |
QQ:133289964,506456591,1062431938 |
MSN:RFDZ0754@126.COM |
传 真:0755-82716726 |
EMail:rxdz0754HK@126.com |
公司地址: 深圳市福田区华强北佳和大厦4C143 |